Instruction Format	Opcode	Mnemonic	Semantics	Examples
Arithmetic. The twelve data bits in an instruction contain three four-bit register numbers, which are referred to here as <i>ra</i> , <i>rb</i> , and <i>rc</i> .	0000	add	$\operatorname{Reg}[ra] = \operatorname{Reg}[rb] + \operatorname{Reg}[rc].$	add \$1 \$2 \$3
	0001	sub	Reg[ra] = Reg[rb] - Reg[rc]	sub \$1 \$1 \$8
	0010	mul	$\operatorname{Reg}[ra] = \operatorname{Reg}[rb] * \operatorname{Reg}[rc]$	mul \$2 \$7 \$7
	0011	div	Reg[<i>ra</i>] = Reg[<i>rb</i>] / Reg[<i>rc</i>], but if Reg[<i>rc</i>] is zero, the computer halts because of a division by zero error.	div \$1 \$15 \$13
	0100	sll	Reg[<i>ra</i>] = Reg[<i>rb</i>] << (Reg[<i>rc</i>] & 15); shift left logical (with zero fill)	sll \$1 \$2 \$3
	0101	srl	Reg[<i>ra</i>] = Reg[<i>rb</i>] >>> (Reg[<i>rc</i>] & 15); shift right logical (with zero fill)	srl \$3 \$2 \$1
	0110	nor	$\operatorname{Reg}[ra] = \sim (\operatorname{Reg}[rb] \operatorname{Reg}[rc]);$ bitwise logical NOR operation.	nor \$1 \$2 \$3
	0111	slt	Reg[<i>ra</i>] = (Reg[<i>rb</i>] < Reg[<i>rc</i>]) ? 1 : 0; set if less than	slt \$1 \$2 \$3
Immediate. The first four data bits, <i>ra</i> , represent a register number. The last eight data bits, shown here as <i>limm</i> , represent a signed 8-bit number. "limm" stands for "long immediate," and an "immediate" is a field in an instruction that represents a constant rather than a register number.	1000	li	Reg[<i>ra</i>] = sext(<i>limm</i>); load immediate	li \$1 0 li \$3 0xA7
	1001	lui	Reg[<i>ra</i>] = <i>limm</i> << 8; load upper immediate	lui \$1 42 lui \$8 -3
	1010	beqz	if (Reg[<i>ra</i>] == 0) PC = PC + sext(<i>limm</i>); branch if equal to zero	beqz \$1 5 beqz \$0 -19
	1011	bnez	<pre>if (Reg[ra] != 0) PC = PC + sext(limm); branch if not equal to zero</pre>	bnez \$14 87
Memory. Data bits are two 4-bit register numbers, <i>ra</i> and <i>rb</i> , and and a signed 4-bit number, <i>simm</i> . "simm" stands for "short immediate."	1100	lw	Load value from memory location Reg[<i>rb</i>]+sext(<i>simm</i>) into Reg[<i>ra</i>]	lw \$1 \$2 lw \$1 \$2 3
	1101	SW	Store value from Reg[<i>ra</i>] into memory location Reg[<i>rb</i>]+sext(<i>simm</i>)	sw \$1 \$2 sw \$1 \$2 -5
Jump. Two 4-bit fields, <i>ra</i> and <i>rb</i> ; last four data bits are ignored.	1110	jalr	Jump-and-link-register: Save current PC in Reg[<i>ra</i>] and set PC to Reg[<i>rb</i>].	jalr \$11 \$1 jalr \$0 \$2
Syscall. All data bits are ignored.	1111	syscall	Call system subroutine number Reg[1].	syscall